![]() |
| My Senior Design's Documentation, Presentation, Pamphlet, Movie, and original spec sheet My Logic Design with Verilog Class's Final Project My Microprossor Design Class's Final Project My Logic Design Class's Final Project My poster presentation for my research this summer My plan for school |
![]() |